Realtime multiprocessor for mobile ad hoc networks by Jungeblut, Thorsten  et al.
Adv. Radio Sci., 6, 239–243, 2008
www.adv-radio-sci.net/6/239/2008/
© Author(s) 2008. This work is distributed under
the Creative Commons Attribution 3.0 License.
Advances in
Radio Science
Realtime multiprocessor for mobile ad hoc networks
T. Jungeblut, M. Grünewald, M. Porrmann, and U. Rückert
System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Germany
Abstract. This paper introduces a real-time Multiprocessor
System-On-Chip (MPSoC) for low power wireless applica-
tions. The multiprocessor is based on eight 32bit RISC pro-
cessors that are connected via an Network-On-Chip (NoC).
The NoC follows a novel approach with guaranteed band-
width to the application that meets hard realtime require-
ments. At a clock frequency of 100 MHz the total power con-
sumption of the MPSoC that has been fabricated in 180 nm
UMC standard cell technology is 772 mW.
1 Introduction
Portable electronic devices like PDAs, mobile phones and
notebooks are increasingly equipped with wireless commu-
nication technologies, providing higher degrees of mobil-
ity and ease of use. Mobile ad hoc networks (MANETs)
are a special type of wireless networks that do not require
any infrastructure and whose topology can change sponta-
neously by the movement of participating nodes. To eval-
uate the performance and energy efficiency of new routing
algorithms, especially including directional communication
(Grünewald et al., 2005b) and transmission power control
(Xu et al., 2005), we use the network simulator SAHNE
(Volbert, 2002), see Fig. 1. This environment emulates the
packet processing of each participating node. Simulations
have shown that communicating in eigth directions can in-
crease the total thoughput in a mobile ad hoc network by the
factor of 2.5.
Efficient system components for medium access and rout-
ing are required for processing of the transmitted data pack-
ets. In our work, we evaluate Multiprocessor System-on-
Chips (MPSoC) instead of single processors with higher
clock frequency to achieve the required performance and
resource efficiency. The MPSoC comes with an applica-
tion specific `` Network-on-Chip (NoC)´´ that offers a high
bandwidth and guranteed latency (Grünewald et al., 2005a).
The protocol functions of the application are automatically
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Fig. 1. Transmission power control and directional communication.
mapped to the processing elements via our software tool.
The first MPSoC, which has been developed in our group,
consists of eight processing elements (PEs), connected via
the NoC. The communication with the peripherals is done
via physical ports that are connected to air-to-air interfaces
for the directional communication. Running a CSMA/CA-
protocol, which we enhanced by the functionality of di-
rectional communication, the SoC can guarantee an ex-
ternal port data rate of 2.6 MBit/s and a total through-
put of 21.6 Mbit/s on a system with eight physical ports,
16 processing elements and 16 switch boxes.
2 Architecture of the multiprocessor
With a high number of processing elements no common
bus-based structures can be used. We use a homogeneous
System-On-Chip (SoC) with a flexible NoC that is described
in Sect. 2.1 in detail. The NoC connects the processing ele-
ments (PE) and the switch boxes (SB) to form the SoC. The
physical ports (PP) are used for off-chip-communication. As
our SoC is described in VHDL, generic and scalable, differ-
ent architectures can be implemented. The number of the
switch-box can be adopted to the needed number of PEs or
NoC-links and through a generic uplink- and downlink inter-
face different softcore processing elements can be evaluated.
Additionally the interface of the physical ports can be ad-
justed to the requirements of the surrounding system. One
possible architecture of the SoC is shown in Fig. 2.
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Fig. 2. Possible Architecture variant of the SoC.
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Fig. 3. Architecture of the switch box.
2.1 The Network-on-Chip
A specific feature of the multiprocessor is the predictabil-
ity of its performance. Packet based communication is used
instead of simple time multiplexing, enabling a high band-
width utilization. In Grünewald et al. (2005a) methods have
been proposed to assign the protocol functions to processors
and to estimate the resource consumption of the final map-
ping. During the mapping either delay or energy consump-
tion per packet can be minimized. An essential requirement
for this methodology is that the upper bound for the latency
of a packet can be calculated. As usual in NoCs, the packets
are divided into data units of fixed size, called flits.
Figure 3 shows the switch box of the NoC. The SB consists
of receivers (RX), transmitters (TX), schedulers (SCHED),
FS-NR LAST FLIT DATASTART BIT PADDING
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Fig. 4. Segmented flit for off-chip communication.
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Fig. 5. Block diagram of the processing element.
and flit-memory. Receiver and transmitter write/read flits
to/from a shared memory which is called shared memory
switching. For latency reduction, the TX-, SCHED-, and
RX-units are working in parallel while receiving a flit. With
the given number of links of the SB (NSB), the total number
of execution cycles ECSB,rx for one reception cycle is:
1 ≤ ECSB,rx ≤ NSB (1)
The transmit cycle starts as soon as the flow control de-
tects an incoming flit, which has to be forwarded via the cor-
responding output-link. In worst case, i.e., if all transmit-
ters detect a transmission request, the memory responds after
NSB cycles. With additional three clock cycles for receiving
the flit from the scheduler, storing it in an internal tempo-
rary register and forwarding it to the output register, the total
number of execution cycles ECSB,tx is:
3 ≤ ECSB,tx ≤ NSB + 3 (2)
The first flits, the SBs receive during system start up, are
boot-flits, which are used to initialize the routing tables. For
communication with the surrounding system, the physical
port of our MPSoC segments the flits to reduce the number
of required I/O-pins. Figure 4 shows the structure of the seg-
mented flits. The length l of a segmented flit is given by
l=qs+qdata+2, where qs is the index of the associated flow
segment, which represents a virtual connection, and qdata is
the number of data bits.
2.2 The Processing Element
Figure 5 shows a block diagram of the processing ele-
ment that is used in our MPSoC. Central component of the
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proposed architecture is the S-Core-processor (Langen et al.,
2002), which has been developed in our group. S-Core is a 32
Bit-RISC-processor with a three-stage-pipeline, instruction-
set compatible to the Motorola M-Core. 32 kB local static
memory per PE can be used for instructions and data. Addi-
tionally, external memory can be accessed to execute mem-
ory intensive tasks. Furthermore, the PEs are equipped with
CRC hardware accelerators, a timer, and a random numbers
generator. Via uplink interfaces and downlink interfaces the
PEs are connected to the Network-on-Chip. The number of
execution cycles ECDL and ECUL for receiving and trans-
mitting a flit is given by:
qdata/32+ 4 ≤ ECDL ≤ qdata/32+ 6 (3)
and
qdata/32+ 6 ≤ ECUL ≤ qdata/32+ 8 (4)
To determine the resource efficiency of the software and
of the hardware implementation, our VHDL-based charac-
terisation environment PERFMON is used (Grünewald et al.,
2005a). PERFMON provides an infrastructure for simulation
and evaluation of the whole system, including main mem-
ory, debugging units, and performance counters. Each soft-
core processing element can be used to substitute the cur-
rently used S-Core and to analyze its performance in the
proposed multiprocessor environment. Because all parts of
PERFMON are synthesizable and generic, the whole system
can be mapped to a hardware technology like an ASIC or an
FPGA for rapid prototyping. Target specific components are
replaced automatically.
2.3 Prototyping environment
Initial implementations of the system have been mapped
to FPGA architectures and have been tested in our rapid
prototyping environment RAPTOR2000 (Kalte et al., 2002)
(Fig. 7). This allows for fast simulation and verification in
early design stages. As a proof-of-concept, the multiproces-
sor is integrated in the SAHNE simulation environment (Vol-
bert, 2002), which is used to simulate the nodes of a mobile
ad-hoc-network. Packet processing of one node is not sim-
ulated, but executed on the MPSoC architecture. The hard-
ware is connected to the simulator using the hardware ab-
straction layer (HAL) of the packet processing library, which
has been presented in Grünewald et al. (2005a). The HAL
also ensures the synchronization of the hardware and the sim-
ulator. By this hardware/software co-simulation of large mo-
bile ad-hoc-networks are possible.
2.4 The multiprocessor ASIC
After successful testing, the FPGA prototype is replaced by
an fabricated ASIC. Because of the modular approach of the
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Fig. 6. Chip photo of the MPSoC.
RAPTOR2000 rapid prototyping system, the test environ-
ment can be reused as described in section 2.4.1. The hier-
archical design of the ASIC shortens development time, be-
cause parts as the processing elements and the switch boxes
have to be designed only once an then can be multiply instan-
tiated. This is also an advantage of our SoCs as wire-length
can be calculated better in advance and more aggressive sig-
naling strategies can be used. In the fabricated multiproces-
sor (see Fig. 6) four processing enginges are connected to
one switch box. Two of these processor clusters form the
eight-core MPSoC. This architecture results from a design
space exploration and simulation of different architectures
as described in Sect. 1 and achieves a high ressource effi-
ciency which is important for low power applications as mo-
bile ad hoc networks. The proposed system has been manu-
factured in 180 nm UMC standard-cell-technology and oc-
cupies an area of 25 mm2 using six metal layers. It em-
beds 2.1 MBit memory and consists of 1.6 million transistors.
At a clock frequency of 100 MHz, the average power con-
sumption is 772 mW. At this speed, a communication band-
width of up to 2.1 Gbps is achieved for each link of the NoC.
4.2 Gbps throughput per switch box are achieved in total
with all six links active which is a disadvantage of memory
shared switching. The off-chip communication bandwidth
via two physical ports is 500 MBit/s. A daughterboard for
RAPTOR2000 has been developed, comprising the MPSoC,
4 MB external memory, and a Spartan XC3S1500 FPGA, in-
tegrating an interface to the RAPTOR2000 motherboard (see
Fig. 7). The user can easily interact with the MPSoC, using
the PCI bus interface of RAPTOR2000.
2.4.1 Testing the SoC
This prototyping environment is also intended to test the fun-
cionality of new chip charges. On the host-system a monitor
program controls the initialization of the processing elements
and the incoming and outgoing traffic via the physical ports.
Once the switch boxes are initialized, the memory images of
each processing element is sent to the on-chip memory via
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Fig. 7. Test-Environment for the MPSoC.
Fig. 8. Area requirements of the core components of the MPSoC.
the NoC. We developed different test cases to test the func-
tionality of each processing element, the on-chip memories,
the switch-boxes, the interface to external memory, the NoC-
links and the physical ports. To verify the correct behavior of
the system, these test results can be automatically compared
with those of the simulation and FPGA emulation. To deter-
mine the bottlenecks of the system or the distribution in the
fabrication of the ASICs, we need to operate the components
of the SoC at different clock frequencies. The interface on
the additional FPGA enables the variation of the clock fre-
quency during runtime. In this way we can operate the NoC
at a specific speed while transmitting packets via the NoC
and afterwards switching to a different frequency to deter-
mine the maximum performance of the processing engines.
Table 1. Power dissipation of the MPSoC [mW].
8xPE, 2xSB, 2xPP
Highest Load Idle Highest Load Idle
PE 74,254 35,864 594,032 286,912
SB 86,288 24,417 172,576 48,834
PP 2,6 1,451 5,2 2,902
Total 771,808 338,648
Fig. 9. Power dissipation of the core components of the MPSoC.
2.5 Ressource consumption
Figure 8 shows the area consumption of the core compo-
nents of the MPSoC. The largest part is the processing el-
ement (2.18 mm2), basically because of the large on-chip
static memory (1.38 mm2=64%). The switch box and the
physical port uses less than one third of the area of one PE.
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As there are only two of each in contrast to eight PEs, their
impact on the total area is insignificant in the realized ar-
chitecture variant. Figure 9 shows the power dissipation for
idle state and highest load. Because currently no power man-
agement is used in the processing elements, there is only an
reduction of the power of the on-chip memory. With an in-
telligent power management, at different levels of hierarchy
(Clock gating, gating of unused funtional blocks in the PEs,
gating of entire PEs) energy could be saved. Table 1 shows
the simulated power consumption of the entire SoC deter-
mined from Synopsys Power Compiler. The switching activ-
ities caused by the CSMA/CA protocol were annotated the
get more accurate results. The measured power consuption
power consumption of 470 mW is below the simulated value
of 772 mW probably because of the worst case assumption
of the Synopsys tools. As before, the highest impact on the
total power consumption is caused by the eight processing
elements.
3 Conclusions
In this work we have presented a generic, scalable archi-
tecture for Multiprocessor SoCs (MPSoC) intended for low
power wireless applications as mobile ad hoc networks. Via
generic uplink- and downlink interfaces, standard IP-cores
can be used as processing elements. The NoC follows a novel
approach to guarantee minimum bandwidth to the applica-
tion to meet hard realtime requirements. An FPGA-based-
prototype is used for fast hardware-software-co-simulation
of mobile ad hoc networks. An eight-core MPSoC-chip pro-
totype has been fabricated. The proposed ASIC has been
manufactured in 180 nm UMC standard-cell-technology and
occupies an area of 25 mm2 at a power consumption of
772 mW.
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